HSDL-3201

IrDA® Data 1.4 Low Power Compliant 115.2 kb/s Infrared Transceiver




Data Sheet



Features

- · Ultra small surface mount package
- · Minimal height: 2.5 mm
- V_{CC} from 2.7 to 3.6 volts
- Withstands $> 100 \text{ mV}_{p-p}$ power supply ripple
- LED supply voltage can range from 2.7 to 6.0 volts
- Low shutdown current
 - 20 nA typical
- Lead-free and RoHS compliant

- Complete shutdown
 - TxD, RxD, PIN diode
- One optional external component
- Temperature range: -25°C to 85°C
- 32 mA LED drive current
- Integrated EMI shield
- IEC825-1 Class 1 eye safe
- Edge detection input
 - Prevents the LED from long turn on time



Applications


- Mobile telecom
 - Cellular phones
 - Pagers
 - Smart phones
- Data communication
 - PDAs
 - Portable printers
- Digital imaging
 - Digital cameras
 - Photo-imaging printers

Description


The HSDL-3201 is one of a new generation of low-cost Infrared (IR) transceiver modules from Avago Technologies. It features the smallest footprint in the industry at 2.5 H x 8.0 W x 3.0 D mm. Although the supply voltage can range from 2.7 V to 3.6 V, the LED drive current is internally compensated to a constant 32 mA to assure that link distances meet the IrDA Data 1.4 (low power) physical layer specifications.

The HSDL-3201 meets the 20 cm link distance to other IrDA 1.4 low power devices, and a 30 cm link distance to IrDA 1.4 standard devices.


HSDL-3201#021 Pinout, Rear View



HSDL-3201#008 Pinout, Rear View



Application Circuit



I/O Pins Configuration Table

Pin	Symbol	Description	Notes
1	GND	Ground	Connect to system ground.
2	NC No Connection This pin must be left uncon		This pin must be left unconnected.
3	V _{CC}	Supply Voltage	Regulated: 2.7 to 3.6 Volts
4	AGND	Analog Ground	Connect to a "quiet" ground.
5	SD	Shut Down Active High	This pin must be driven either high or low. Do NOT float the pin.
6	RXD	Receiver Data Output. Active Low.	Output is a low pulse for 2.4 μs when a light pulse is seen.
7	TXD	Transmitter Data Input. Active High.	Logic high turns the LED on. If held high longer than \sim 20 μ s, the LED is turned off. TXD must be driven high or low. Do NOT float the pin.
8	VLED	LED Voltage	May be unregulated: 2.7 to 6.0 volts.
-	SHIELD	EMI Shield	Connect to system ground via a low inductance trace. For best performance, do not directly connect to GND or AGND at the part.

Recommended Application Circuit Components

Component	Recommended Value	Note
C1	1.0 μF	1

Absolute Maximum Ratings

For implementations where case to ambient thermal resistance is $\leq 50^{\circ}$ C/W.

Parameter	Symbol	Min.	Max.		Units
Storage Temperature	T _S	-40	100		℃
Operating Temperature	T _A	-25	85		℃
LED Supply Voltage	V_{VLED}	-0.5	6		V
Supply Voltage	V _{CC}	-0.5	6		V
Input Voltage: TXD, SD	V _I	0	6		V
Output Voltage: RXD	Vo	-0.5	6	;	V
Solder Reflow Temperature Profile	Se	e Reflow Pr	ofile, page	19	

Transceiver I/O Truth Table

The LED and RXD outputs are controlled by the combination of the TXD and SD pins and light falling on the receiver. As shown in the table below, the transmitter is non-inverting; the LED is on when the TXD pin is high and off when TXD is low.

The receiver is inverting; the RXD pin is low during IrDA signal pulses and high when the receiver does not see any light. When shutdown (SD pin high), the LED is off (the state of the TXD pin does not matter), and the RXD pin is pulled high with a weak internal pullup.

SD	TXD	LED Receiver		RXD	Notes
	High	On	Don't care	Not Valid	2, 3
Low	Low	Off	IrDA Signal	Low	4, 5
	Low		No Signal	High	
High	Don't care	Off	Don't care	High	6

Caution: The BiCMOS inherent to this design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Shutdown Mode Notes

When the HSDL-3201 is in Shutdown Mode (SD pin high), the part presents different impedances to the rest of the circuit than when it is in normal mode.

RXD Pin: This pin is NOT Tri-state. During shutdown the equivalent circuit is a weak pullup (\sim 300 k Ω) to V_{CC}. The ESD protection diodes to V_{CC} and Ground are also present.

TXD Pin: Input protection diodes are present.

VLED Pin: Possible leakage current of 1.5 nA.

SD Pin: Will draw approximately 16 nA when driven high.

Marking Information

The unit is marked with the letter "A" and "YWWLL" on the shield for front options where Y is the last digit of the year, WW is the workweek, and LL is the lot information. For top options, the part is marked as "YWW" where Y is the last digit of the year, and WW is the workweek.

Ordering Information

Specify the part number followed by an option number.

HSDL-3201#XXX


There are two options available:

Front Options						
#021	Taped and 13" Reel					
	Packaging, 2500 per reel					
Top Options						
#008	8 Taped and 13" Reel					
Packaging, 2500 per reel						


Recommended Operating Conditions

Parameter		Symbol	Min.	Max.	Units	Conditions	Notes
Operating Tempe	rature	T _A	-25	85	°C		
Supply Voltage		V _{CC}	2.7	3.6	V		
LED Supply Voltage		V _{LED}	2.7	5	V		
TXD, SD Input	Logic High	V _{IH}	VCC-0.5	V _{CC}	V		
Voltage	Logic Low	V _{IL}	0	VGND+0.4	V		
Receiver Input	Logic High	El _H	0.0081	500	mW/cm ²	For in-band signals.	7
Irradiance	Logic Low	ElL		0.3	μW/cm ²	For in-band signals.	7
Receiver Data Rate			9.6	115.2	kb/s		


RXD Output Waveform




Receiver Wakeup Time Definition




LED Optical Waveform



Transmitter Wakeup Time Definition



TXD "Stuck ON" Protection



Electrical & Optical Specifications

Specifications hold over the recommended operating conditions unless otherwise noted. Unspecified test conditions may be anywhere in their operating range. All typical values are at 25° C and 3.0° V unless otherwise noted.

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions	Note
Receiver								•
Viewing Ang	le	2 ∲ 1/2	30			0		
Peak Sensitiv	ity	λр		880		nm		
Wavelength								
RXD Output	Logic High	V _{OH}	V _{CC} -0.2		V _{CC}	V	I_{OH} =-200 μ A, EI \leq 0.3 μ W/cm ²	
Voltage	Logic Low	V _{OL}	0		0.4	V	I _{OL} =200 μA	8
RXD Pulse Wi	idth	t _{PW}	2.0	2.45	3.0	μs		8
RXD Rise Tim	е	t _R		50	120	ns	t _{PW} (EI)=1.6 μs, C _L =10 pF	
RXD Fall Time	9	t _F		30	80	ns	t _{PW} (EI)=1.6 μs, C _L =10 pF	
Receiver Late	ncy Time	tL		50	100	μs		9
Receiver Wak	e Up Time	t _{RW}		200	500	μs		10
Transmitter					'			
Radiant Inten	sity	El _H	4	9	37.3	mW/Sr	$T_A = 25^{\circ}C$, $\theta_{1/2} \le 15^{\circ}$, TXD $\ge VCC-0.5$	
Viewing Ang	le	2 <i>θ</i> 1/2	30		60	0		
Peak Waveler	ngth	λ_{p}		875		nm		
Spectral Line	Half Width	$\Delta \lambda 1/2$		35		nm		
Optical Pulse	Width	t _{OPW}	1.41	1.6	2.23	μs	t _{PW} (TXD) = 1.6 μs	
Max. Optical	Pulse Width	t _{OPWM}		20	30	μs	TXD pin stuck high	
Optical Rise Time		t _{OR}		180	600	ns	t _{PW} (TXD) = 1.6 μs	
Optical Fall Ti	ime	t _{OF}		180	600	ns	t _{PW} (TXD) = 1.6 μs	
TXD Logic	High	V _{IH}	VCC-0.5		V _{CC}	V		
Levels	Low	V _{IL}	0		VGND+0.4	V		
TXD Input	High	I _H		25		nA	$V_1 \ge VCC-0.5$	
Current	Low	Ι _L		-15		nA	$0 \le V_1 \le VGND+0.4$	
LED	On	I _{VLED}		35		mA	$V_{VLED}=V_{CC}=3.6 \text{ V}, V_{I}(TXD) \ge VCC-0.5$	
Current	Off	I _{VLED}		1.5		nA	$V_{VLED} = V_{CC} = 3.6 \text{ V}, V_{I}(TXD) \le VGND + 0.4$	
	Shutdown	I _{VLED}		1.5		nA	$V_{l}(SD) \ge VCC-0.5$	
Transmitter V	Vake Up Time	t _{TW}		12	20	μs		11
Transceiver	•					•		
SD Logic	High	V _{IH}	VCC-0.5		V _{CC}	V		
Levels	Low	V _{IL}	0		VGND+0.4	V		
SD Input	High	I _H		16		nA	$V_1 \ge VCC-0.5$	
Current	Low	IL		10		nA	$0 \le V_1 \le VGND+0.4$	
DC Supply	Shutdown	I _{CC1}		20	200	nA	$V_{CC}=3.6 \text{ V}, V_{SD} \ge V_{CC} - 0.5, T_A=25^{\circ}\text{C}$	
Current	Idle	I _{CC2}		100		μΑ	$V_{CC}=3.6 \text{ V}, V_{I}(TXD) \le V_{CND}+0.4, EI=0$	
AC Supply Current	Active, Receive	I _{CC3}		0.8	3.0	mA	$V_{CC}=3.6 \text{ V}, V_{I}(TXD) \leq V_{GND+0.4}$	12,13
	Active, Transmit	I _{CC4}		9.0		mA	$V_{CC}=3.6 \text{ V}, V_{I}(TXD) \ge V_{CC}-0.5$	14

Notes at top of next page.

Notes:

- 1. C1 must be placed within 0.7 cm of the HSDL-3201 to obtain optimum noise immunity.
- 2. If TXD is stuck in the high state, the LED will turn off after about 20 μ s.
- 3. RXD will echo the TXD signal while TXD is transmitting data.
- 4. In-Band IrDA signals and data rates ≤ 115.2 Kb/s.
- 5. RXD Logic Low is a pulsed response. The pulse width is 2.4 µs, independent of data rate.
- 6. RXD Logic High during shutdown is a weak pullup resistor (300 k Ω).
- 7. An in-band optical signal is a pulse/sequence where the peak wavelength, λp, is defined as 850 nm ≤λp ≤900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification.
- 8. For in band signals ≤ 115.2 Kb/s where $8.1 \,\mu\text{W/cm}^2 \leq \text{El} \leq 500 \,\text{mW/cm}^2$.
- 9. Latency is defined as the time from the last TXD light output pulse until the receiver has recovered full sensitivity.
- 10. Receiver wake up time is measured from the SD pin high to low transition or V_{CC} power on, to a valid RXD output.
- 11. Transmitter wake up time is measured from the SD pin high to low transition or V_{CC} power on, to a valid light output in response to a TXD pulse.
- 12. Typical values are at $EI = 10 \text{ mW/cm}^2$
- 13. Maximum value is at $EI = 500 \text{ mW/cm}^2$.
- 14. Current is due to internal stages of the LED current mirror. This current is in addition to the ILED current.

Notes on Supply Current

The supply current for the HSDL-3201 has two different components, DC and AC.

The DC component is measured in two states, normal (idle mode) and shutdown. This current is present whenever power is applied to the part.

The AC component is either the extra current drawn from the V_{CC} pin by the photodiode when it sees light, or the current needed by the LED current circuit. The values in the table are peak values. Since IrDA data is transmitted with a 3/16 duty cycle, the average value is 3/16 of the peak. The AC current is not drawn when no light is present.

Distances between Units to See a 10 mW/cm² Light Level

Type of	
Transceiver	Distance (cm)
Typical HSDL-3201	1.0
Max. Brightness	1.7
HSDL-3201	
Typical SIR	2.0
Typical FIR	3.2

The 500 mW/cm² light level is for the maximum brightness IrDA unit at 1 cm.




Figure 1. LED current vs. Vcc.







Figure 2. LED current vs. VLED.


HSDL-3201#021 Package Dimensions




HSDL-3201#021 Tape and Reel Dimensions









HSDL-3201#008 Package Dimensions



Pin	Symbol	Description		
1	GND	Ground		
2	NC	No Connection		
3	V _{CC}	Supply Voltage		
4	AGND	Analog Ground		
5	SD	Shutdown (Active High)		
6	RxD	Receive Data		
7	TxD	Transmit Data		
8	VLED	LED Voltage		
9	EMI Shield	EMI Shield		

HSDL-3201#008 Tape and Reel Dimensions





UNIT: mm

A-A SECTION

SYMBOL	Ao	Во	Ко	Ро	P1	P2	Т
SPEC	3.65 ± 0.10	7.90 ± 0.10	2.75 ^{+0.05} _{- 0.10}	4.00 ± 0.10	8.00 ± 0.10	2.00 ± 0.10	0.40 ± 0.10
SYMBOL	E	F	Do	D1	w	10Po	
SPEC	1.75 ± 0.10	7.50 ± 0.10	1.55 ± 0.05	1.50 (MIN.)	16.00 ± 0.30	40.00 ± 0.20	

NOTES:

- 1. 10 SPROKET HOLE PITCH CUMULATIVE TOLERANCE IS \pm 0.2 mm.
- 2. CARRIER CAMBER SHALL NOT BE MORE THAN 1 mm PER 100 mm THROUGH A LENGTH OF 250 mm.
- 3. Ao AND Bo MEASURED ON A PLACE 0.3 mm ABOVE THE BOTTOM OF THE PACKET.
- 4. Ko MEASURED FROM A PLACE ON THE INSIDE BOTTOM OF THE POCKET TO TOP SURFACE OF CARRIER.

 5. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE.

Moisture Proof Packaging

The HDSL-3201 is shipped in moisture proof packaging. Once opened, moisture absorption begins.

This part is compliant to JEDEC Level 3.

Recommended Storage Conditions

Storage Temperature	10℃ to 30℃
Relative Humidity	below 60% RH

Time from Unsealing to Soldering

After removal from the bag, the parts should be soldered within 7 days if stored at the recommended storage conditions.


Baking

If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts.


Package	Temp.	Time		
In reels	60℃	≥ 48 hours		
	100℃	≥ 4 hours		
In bulk	125℃	≥ 2 hours		
	150℃	≥ 1 hour		

Baking should only be done once.

Recommended Land Pattern for HSDL-3201#021 (Front Options)




Recommended Land Pattern for HSDL-3201#008 (Top Options)



Appendix A: HSDL-3201#021 SMT Assembly Application Note


Solder Pad, Mask, and Metal Stencil



Recommended Metal Solder Stencil Aperture

It is recommended that only a 0.127 mm (0.005 inches) or a 0.11 mm (0.004 inches) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See the table below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used.

Aperture opening for shield pad is 2.7 mm x 1.25 mm as per land pattern.



	Aperture Size (mm)		
Stencil Thickness, t (mm)	length, l	width, w	
0.127 mm	1.75 ± 0.05	0.55 ± 0.05	
0.11 mm	2.4 ± 0.05	0.55 ± 0.05	


Adjacent Land Keep-Out and Solder Mask Areas

Adjacent land keep-out is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD components within this area.

The minimum solder resist strip width required to avoid solder bridging adjacent pads is 0.2 mm.

It is recommended that two fiducial crosses be place at mid-length of the pads for unit alignment.

Note: Wet/Liquid Photo-Imageable solder resist/mask is recommended.




PCB Layout Suggestion


The following PCB layout shows a recommended layout that should result in good electrical and EMI performance. Things to note:

- 1. The ground plane should be continuous under the part, but should not extend under the shield trace.
- The shield trace is a wide, low inductance trace back to the system ground.
- 3. The AGND pin is connected to the ground plane and not to the shield tab.
- 4. C1 is an optional V_{CC} filter capacitor; it may be left out if the Vcc is clean.
- V_{LED} can be connected to either unfiltered or unregulated power.
 If C1 is used, and if V_{LED} is connected to V_{CC}, the connection should be before the C1 cap.

Component Side



Circuit Side




Recommended Solder Paste/Cream Volume for Castellation Joints

Based on calculation and experiment, the printed solder paste volume required per castellation pad is 0.22 cubic mm (based on either no-clean or aqueous solder cream types with typically 60% to 65% solid content by volume). Using the recommended stencil results in this volume of solder paste.

Pick and Place Misalignment Tolerance and Self-Alignment after Solder Reflow

If the printed solder paste volume is adequate, the HSDL-3201 will self align after solder reflow. Units should be properly reflowed in IR/Hot Air convection oven using the recommended reflow profile. The direction of board travel does not matter.



Allowable Misalignment

	•	
Direction	Tolerance	
X	≤0.2 mm	_
Y	See text	
$\overline{\theta}$	≤± 3 degrees	

Direction Definition

Tolerance for X-axis Alignment of Castellation


Misalignment of castellation to the land pad should not exceed 0.2 mm or about one half the width of the castellation during placement of the unit. The castellations will self-align to the pads during solder reflow.

Tolerance for Rotational (θ) Misalignment


Mounted units should not be rotated more than ± 3 degrees with reference to center X-Y as shown in the direction definition. Units that are rotated more than ± 3 degrees will not self align after solder reflow. Units with less than a ± 3 degree misalign-ment will selfalign after solder reflow.

Y-axis Misalignment of Castellation

In the Y direction, the HSDL-3201 does not self align after solder reflow. Avago recommends that the part be placed in line with the fiducial mark (midlength of land pad.) This will enable sufficient land length (minimum of one half of the land pad) to form a good joint. See the drawing below.



Recommended Reflow Profile



Process Zone	Symbol	ΔT	Maximum ∆T/∆time
Heat Up	P1, R1	25℃ to 160℃	4°C/s
Solder Paste Dry	P2, R2	160°C to 200°C	0.5℃/s
Solder Reflow	P3, R3	200°C to 255°C (260°C at 10 seconds max.)	4°C/s
	P3, R4	255°C to 200°C	-6°C/s
Cool Down	P4, R5	200°C to 25°C	-6°C/s

The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T/\Delta$ time temperature change rates. The $\Delta T/\Delta$ time rates are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In **process zone P1**, the PC board and HSDL-3201 castellation I/O pins are heated to a temperature of 160°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 4°C per second to allow for even heating of both the PC board and HSDL-3201 castellation I/O pins.

Process zone P2 should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 200°C (392°F).


Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 255°C (491°F) for optimum results. The dwell time above the liquidus point of solder should be between 20 and 60 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 60 seconds, the intermetallic growth

within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200°C (392°F), to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and HSDL-3201 castellation I/O pins to change dimensions evenly, putting minimal stresses on the HSDL-3201 transceiver.

Window Design

To insure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cone angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 30 degrees, the maximum, to a cone angle of 60 degrees.



X is the width of the window, Y is the height of the window, and Z is the distance from the HSDL-3201 to the back of the window. The distance from the center of the LED lens to the center of the photodiode lens is 5.1 mm. The equations for the size of the window are as follows:

$$X = 5.1 + 2(Z + D) \tan \theta$$

 $Y = 2(Z + D) \tan \theta$


Where θ is the required half angle for viewing. For the IrDA minimum, it is 15 degrees, for the IrDA maximum it is 30 degrees. (D is the depth of the LED image inside the part, 3.17 mm). These equations result in the following tables and graphs:

Minimum and Maximum Window Sizes


Dimensions are in mm.

Depth (Z)	Y min.	X min.	Y max.	X max.
0	1.70	6.80	3.66	8.76
1	2.23	7.33	4.82	9.92
2	2.77	7.87	5.97	11.07
3	3.31	8.41	7.12	12.22
4	3.84	8.94	8.28	13.38
5	4.38	9.48	9.43	14.53
6	4.91	10.01	10.59	15.69
7	5.45	10.55	11.74	16.84
8	5.99	11.09	12.90	18.00
9	6.52	11.62	14.05	19.15
10	7.06	12.16	15.21	20.31

Window Height Y vs. Module Depth Z



Window Width X vs. Module Depth Z




Shape of the Window

From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode.

If the window must be curved for mechanical design reasons, place a curve on the back side of the window that has the same radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve.


The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.

Flat Window (First choice)




Curved Front, Flat Back

(Do not use)



Curved Front and Back (Second choice)



Test Methods

Background Light and Electromagnetic Field

There are four ambient interference conditions in which the receiver is to operate correctly. The conditions are to be applied separately:

- Electromagnetic field:
 V/m maximum (please refer to IEC 801-3, severity level 3 for details).
- 2. Sunlight:

10 kilolux maximum at the optical port. This is simulated with an IR source having a peak wavelength within the range of 850 nm to 900 nm and a spectral width of less than 50 nm biased to provide 490 μ W/cm² (with no modulation) at the optical port. The light source faces the optical port.

This simulates sunlight within the IrDA spectral range. The effect of longer wavelength radiation is covered by the incandescent condition.

- 3. Incandescent Lighting: 1000 lux maximum. This is produced with general service, tungsten-filament, gas-filled, inside frosted lamps in the 60 Watt to 100 Watt range to generate 1000 lux over the horizontal surface on which the equip-ment under test rests. The light sources are above the test area. The source is expected to have a filament temperature in the 2700 to 3050 Kelvin range and a spectral peak in the 850 to 1050 nm range.
- 4. Fluorescent Lighting:

1000 lux maximum. This is simulated with an IR source having a peak wavelength within the range of 850 nm to 900 nm and a spectral width of less than 50 nm biased and modulated to provide an optical square wave signal (0 μ W/cm² minimum and 0.3 μ W/cm² peak amplitude with 10% to 90% rise and fall times less than or equal to 100 ns) over the horizontal surface on which the equipment under test rests. The

light sources are above the test area. The frequency of the optical signal is swept over the frequency range from 20 kHz to 200 kHz.

Due to the variety of fluorescent lamps and the range of IR emissions, this condition is not expected to cover all circumstances. It will provide a common floor for IrDA operation.

